DOUBLE DATA RATE (DDR) MEMORY CONTROLLER APPARATUS AND METHOD

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20240290372A1
SERIAL NO

18657640

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A computer-implemented method includes an act of configuring hardware to cause at least a part of the hardware to operate as a double data rate (DDR) memory controller, and to produce a capture clock to time a read data path, where a timing of the capture clock is based on a first clock signal of a first clock, delay the first clock signal to produce a delayed first clock signal, adjust the delay such that at least one clock edge of the delayed first clock signal is placed nearer to at least one clock edge of at least one data strobe (DQS), or at least one signal dependent on a DQS timing, and produce a modified timing of the capture clock based on the delay of the first clock signal.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UNIQUIFY INC2323 OWEN ST SUITE 101 SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
GOPALAN, Mahesh Milpitas, US 25 139
IYER, Venkat Sunnyvale, US 61 1031
WU, David Saratoga, US 156 1670

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation