SPLIT PILLAR AND PIER MEMORY ARCHITECTURES

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20240284660A1
SERIAL NO

18441942

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Methods, systems, and devices for split pillar and pier memory architectures are described. A memory array may include a first set of word line plates separated from a second set of word line plates by a trench and a set of pairs of pillars (e.g., that are configured as digit lines) that interact with the first and second set of word line plates. Further, the memory array may include a set of dielectric piers that are positioned between the pairs of pillars, where each dielectric pier contacts a first pillar from a first pair and a second pillar from a second pair. Additionally, the memory array may include a set of storage elements that are each coupled with a word line plate, a pillar, and a dielectric material that is positioned between each first and second pillar of the pairs of pillars.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MICRON TECHNOLOGY INCBOISE ID 83706-9698

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fantini, Paolo Vimercate (MB), IT 114 479
Fratin, Lorenzo Buccinasco (MI), IT 90 465
Pellizzer, Fabio Boise, US 328 3376
Varesi, Enrico Milano (MI), IT 48 182

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation