Integrated Circuit Yield Improvement

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20240275336A1
SERIAL NO

18585622

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Circuits and methods for improving IC yield during automated test equipment (ATE) calibration of circuit designs which require IDD calibration and use a closed feedback bias circuit, such as amplifier circuits. The circuit designs include bias branch/active circuit architectures where the active circuit includes one or more active devices. An example first embodiment uses an on-chip calibration switch between the on-chip grounds of a bias network and an active circuit comprising an amplifier. During calibration of the active circuit by the ATE, the calibration switch is closed, and after completion of calibration, the calibration switch is opened. An example second embodiment utilizes an active on-chip feedback loop calibration circuit to equalize voltages between the on-chip grounds of a bias network and an active circuit comprising an amplifier during calibration of the active circuit. Both embodiments mitigate or overcome miscalibration of active circuit current settings resulting from ATE test probe resistance.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
PSEMI CORPORATION9369 CARROLL PARK DRIVE SAN DIEGO CA 92121

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Daruwalla, Parvez H San Diego, US 5 0
Klaren, Jonathan James San Diego, US 18 47
Tong, Yucheng San Diego, US 5 1

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation