INTERNAL NODE JUMPER FOR MEMORY BIT CELLS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20240213154A1
SERIAL NO

18599049

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Memory bit cells having internal node jumpers are described. In an example, an integrated circuit structure includes a memory bit cell on a substrate. The memory bit cell includes first and second gate lines parallel along a second direction of the substrate. The first and second gate lines have a first pitch along a first direction of the substrate, the first direction perpendicular to the second direction. First, second and third interconnect lines are over the first and second gate lines. The first, second and third interconnect lines are parallel along the second direction of the substrate. The first, second and third interconnect lines have a second pitch along the first direction, where the second pitch is less than the first pitch. One of the first, second and third interconnect lines is an internal node jumper for the memory bit cell.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATIONSANTA CLARA CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
GUO, Zheng Portland, US 44 149
KARL, Eric A Portland, US 23 72
KOSINOVSKY, Tali Haifa, IL 4 3
SHCHUPAK, George Zviya, IL 9 22
SHRIDHARAN, Smita Beaverton, US 9 6

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation