ENGINEERED SEMICONDUCTOR SUBSTRATE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20240203804A1
SERIAL NO

18514563

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor device assembly is provided. The semiconductive device assembly includes a semiconductor die with a substrate having an engineered portion and a semiconductive portion. The engineered portion includes one or more of: a sintered material, a corrugated material, oriented strands of material compressed to form a solid structure, layers of material compressed to form a solid structure, or a material arranged to form one or more planar trusses. The semiconductive portion is adhered directly to the engineered portion. A layer of dielectric material is disposed at the semiconductive portion, and circuitry is disposed at the layer of dielectric material. In doing so, a cost-efficient and mechanically robust semiconductor device may be assembled.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MICRON TECHNOLOGY INC8000 S FEDERAL WAY BOISE ID 83707-0006

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Clampitt, Darwin A Wilder, US 94 564
Clampitt, Lisa M Boise, US 6 4
Lindsay, Roger W Boise, US 75 557

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation