CONDUCTIVE LINE CONTACT REGIONS HAVING MULTIPLE MULTI-DIRECTION CONDUCTIVE LINES AND STAIRCASE CONDUCTIVE LINE CONTACT STRUCTURES FOR SEMICONDUCTOR DEVICES

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20240147693A1
SERIAL NO

18403970

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Systems, methods, and apparatus including conductive line contact regions having multiple multi-direction conductive lines and staircase conductive line contact structures for semiconductor devices. One memory device comprises arrays of vertically stacked memory cells, having multiple multi-direction conductive lines arrays of vertically stacked memory cells, including a vertical stack of layers formed from repeating iterations of a group of layers, the group of layers comprising: a first dielectric material layer, a semiconductor material layer, and a second dielectric material layer, the second dielectric material layer having a conductive line formed in a horizontal plane therein, and the vertical stack of layers having multiple multi-direction conductive lines in an interconnection region with a first portion of the interconnection region formed in an array region and a second portion formed in a conductive line contact region that is spaced from the array region.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MICRON TECHNOLOGY INCBOISE ID 83707-0006

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kim, Byung Yoon Boise, US 22 30
Lee, Si-Woo Boise, US 82 201
Yang, Sheng Wei Boise, US 17 37
Zaleski, Mark Boise, US 5 14

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation