SEMICONDUCTOR MEMORY DEVICE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20240096416A1
SERIAL NO

18335680

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

According to one embodiment, a semiconductor memory device includes: stacked interconnects including a first interconnect layer and a second interconnect layer, the first interconnect layer including a first area and a second area arranged in a first direction, the second interconnect layer being arranged above the first interconnect layer in a second direction intersecting the first direction, the second interconnect layer not including the first area and including the second area; a first memory pillar arranged in the first area and passing through the first interconnect layer in the second direction; and a second memory pillar arranged in the second area and passing through the first interconnect layer and the second interconnect layer in the second direction.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KIOXIA CORPORATION1-21 SHIBAURA 3-CHOME MINATO-KU TOKYO 1080023 ?1080023

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
DATE, Kohei Yokkaichi, JP 2 0
SUDA, Keisuke Yokkaichi, JP 21 50

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation