INTEGRATED GaN-BASED LOGIC LEVEL TRANSLATOR

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20230421139A1
SERIAL NO

18341206

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A single-ended or differential level-shifting interface for GaN ICs that allows GaN ICs to be controlled with standard low-voltage CMOS level inputs. The logic level shift circuit is based on a resistive network is therefore insensitive to process and temperature variations, making it particularly well suited for implementation in a GaN IC. The resistive network for a single-ended input signal includes a first branch with a voltage divider connected to the input signal. The voltage divider of the first branch provides a level shifted and scaled input signal to the first input of a comparator at the optimal bias point of the comparator. The resistive network also includes a second voltage divider branch with hysteresis for providing a trip voltage to the second input to the comparator, also at the optimal bias point of the comparator. The comparator outputs complementary bipolar level shifted signals corresponding to the input signal.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
EFFICIENT POWER CONVERSION CORPORATION909 N PACIFIC COAST HIGHWAY SUITE 230 EL SEGUNDO CA 90245

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ananth, Ravi Laguna Niguel, US 15 22
Chapman, Michael Long Beach, US 40 319
Lee, Edward Fullerton, US 162 1445

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation