METHOD FOR MANUFACTURING AN INTEGRATED CIRCUIT

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20230069862A1
SERIAL NO

17901346

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for manufacturing an integrated circuit, includes providing a stack including a substrate and a dielectric layer disposed on the substrate, the substrate being formed from a semiconductor material having a resistivity greater than or equal to 500 Ω.cm, etching trenches extending through the dielectric layer and opening onto the substrate; etching the substrate isotropically and selectively with respect to the dielectric layer to form first cavities in the substrate; depositing a mobile electrical charge-trapping layer on the walls of the first cavities and on the side walls of the trenches so as to fill in the trenches in the dielectric layer, thus closing the first cavities in the substrate; and forming passive components vertically with respect to the first cavities.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESPARIS FRANCE PARIS PARIS

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
FACHE, Thibaud GRENOBLE CEDEX 09, FR 3 0
MORAND, Yves GRENOBLE CEDEX 09, FR 56 759

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation