BINARY-WEIGHTED CAPACITOR CHARGE-SHARING FOR MULTIPLICATION

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20220253285A1
SERIAL NO

17730011

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An analog multiplication circuit includes switched capacitors to multiply digital operands in an analog representation and output a digital result with an analog-to-digital convertor. The capacitors are arranged with a capacitance according to the respective value of the digital bit inputs. To perform the multiplication, the capacitors are selectively charged according to the first operand of the multiplication. The capacitors are then connected to a common interconnect for charge sharing across the capacitors, averaging the charge according to the charge determined by the first operand. The capacitor are then maintained or discharged according to a second operand, such that the remaining charge represents a number of “copies” of the averaged charge. The capacitors are then averaged and output for conversion by an analog-to-digital convertor. This circuit may be repeated to construct a multiply-and-accumulate circuit by combining charges from several such multiplication circuits.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chao, Yu-Lin Portland, US 35 223
Karl, Eric A Portland, US 23 72
Nikonov, Dmitri E Beaverton, US 125 1706
Ong, Clifford Lu Portland, US 3 0
Young, Ian A Portland, US 199 2836

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation