METHODS AND SYSTEMS FOR SINGLE-EVENT UPSET FAULT INJECTION TESTING

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 20220214951
APP PUB NO 20220214951A1
SERIAL NO

17141872

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Fault injection testing for field programmable gate array (FPGA) devices including: interfacing with a FPGA device under test (DUT); imaging a configuration RAM (CRAM) of the FPGA DUT with a first configuration image to define a first operational function of the FPGA DUT where the CRAM includes a plurality of CRAM bits, injecting a plurality of single event upsets into a portion of the plurality of the CRAM bits while the FPGA DUT is operating; concurrently monitoring operations of the FPGA DUT and a reference FPGA device; comparing outputs of the FPGA DUT with outputs of the reference FPGA device during concurrent operations, and if there is a mismatch between the outputs of the FPGA DUT and the reference FPGA, determining that error events have occurred within the FPGA DUT; and storing the error events and CRAM location data associated with corresponding single event upsets in an error log.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • RAYTHEON COMPANY

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Amin, Mustafa El Segundo, US 1 0
Bynes,, III James El Segundo, US 1 0
Clebowicz, Brian El Segundo, US 1 0
Fleming, Patrick El Segundo, US 43 377
Kachuche, Dale D El Segundo, US 1 0
Lara, Alfredo El Segundo, US 1 0
Llorens, Patrick El Segundo, US 1 0
Pollack, Neal El Segundo, US 1 0
Rowe, William El Segundo, US 40 1943

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation