Family

Loading Family data...

• 15 United States
• 10 France
• 8 Japan
• 7 China
• 5 Korea
• 2 Other

Patent Owner(s)

Patent Owner	Address
ZENO SEMICONDUCTOR INC	830 STEWART DRIVE #104 SUNNYVALE CA 94085

International Classification(s)

• H01L:SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICE....
• H01Q:AERIALS
• G11C:STATIC STORES

• 2021 Application Filing Year
• H01L Class
• 28775 Applications Filed
• 15216 Patents Issued To-Date
• 52.88 % Issued To-Date

Inventor(s)

Inventor Name	Address	# of filed Patents	Total Citations
Widjaja, Yuniarto	Cupertino, US	265	29705
# of filed Patents : 265 Total Citations : 29705

Cited Art Landscape

Load Citation

• No Cited Art to Display

Loading Cited Art Landscape...

Patent Citation Ranking

• 20 Citation Count
• H01L Class

• 98.21 % this patent is cited more than
• 4 Age

Forward Cite Landscape

Load Citation

• No Forward Cites to Display

Loading Forward Cite Landscape...

Maintenance Fees

Fee	Large entity fee	small entity fee	micro entity fee	due date
3.5 Year Payment	$1600.00	$800.00	$400.00	Apr 21, 2025
7.5 Year Payment	$3600.00	$1800.00	$900.00	Apr 21, 2029
11.5 Year Payment	$7400.00	$3700.00	$1850.00	Apr 21, 2033

Fee	Large entity fee	small entity fee	micro entity fee
Surcharge - 3.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge - 7.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge - 11.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge after expiration - Late payment is unavoidable	$700.00	$350.00	$175.00
Surcharge after expiration - Late payment is unintentional	$1,640.00	$820.00	$410.00

Full Text

US Patent Application No: 2021/0327,880

Dual-Port Semiconductor Memory and First In First Out (FIFO) Memory Having Electrically Floating Body Transistor

---

Abstract

---

Multi-port semiconductor memory cells including a common floating body region configured to be charged to a level indicative of a memory state of the memory cell. The multi-port semiconductor memory cells include a plurality of gates and conductive regions interfacing with said floating body region. Arrays of memory cells and method of operating said memory arrays are disclosed for making a memory device.

---

 

---

Description

---

Claims

---

Claims data not available

---

Legal Events

• No Legal Status data available.