Clock detection and automatic PLL output bypass switching for an audio processor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 11184011
APP PUB NO 20200382126A1
SERIAL NO

16888627

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Systems and methods are disclosed for an audio processor that includes a clock detection circuit and a clock bypass circuit. According to various embodiments, the clock detection circuit can check and indicate the status of a main clock and upon detection of a loss of the main clock, the clock bypass circuit can switch the source of the main clock to an alternate source such as an on chip oscillator allowing the system to gracefully recover from the clock loss event.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SAMSUNG ELECTRONICS CO LTDGYEONGGI DO SOUTH KOREA GYEONGGI-DO

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Raynal, Frederic Denis San Jose, US 4 182
Wolf, Christopher K San Jose, US 4 32

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 May 23, 2025
7.5 Year Payment $3600.00 $1800.00 $900.00 May 23, 2029
11.5 Year Payment $7400.00 $3700.00 $1850.00 May 23, 2033
Fee Large entity fee small entity fee micro entity fee
Surcharge - 3.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00