CLOCK AND DATA RECOVERY AND ASSOCIATED SIGNAL PROCESSING METHOD

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20200244272A1
SERIAL NO

16744188

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention provides a CDR circuit including a first phase detector, a controller and a phase filter. In the operations of the CDR, the first phase detector is configured to compare a phase of an input signal and a phase of a clock signal to generate a first phase detection result. The controller is configured to generate a control signal according to the first phase detection result. The phase filter is configured to receive the control signal and an auxiliary signal to generate the clock signal, wherein the auxiliary signal is generated according to the first phase detection result.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MEDIATEK INCNO 1 DUSING RD 1ST SCIENCE-BASED INDUSTRIAL PARK HSIN-CHU

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hung, Shih-Che Hsinchu City, TW 32 234
Kao, Chien-Kai Hsinchu City, TW 4 0
Yeh, Tse-Hsien Hsinchu City, TW 11 30

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation