SEMICONDUCTOR DEVICE AND INFORMATION WRITING/READING METHOD

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

15574690

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a semiconductor device that writes, into respective memory spaces of a plurality of divisional memories constituting a search memory mat, an entry address corresponding to key data to be written. In this semiconductor device, pieces of divisional data are assigned respectively to the divisional memories, and, by employing each divisional data as an address, an entry address corresponding to said divisional data is written sequentially into a memory space specified by a memory address of each said divisional memory (first writing process). In this first writing process, if another entry address is already written in an accessed memory space, no entry address is written into that memory space. If an entry address corresponding to one of the plurality of pieces of divisional data is successfully written into a memory space, the first writing process is ended.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NAGASE & CO LTD1-17 SHINMACHI 1-CHOME NISHI-KU OSAKA-SHI OSAKA 5508668

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
KOBAYASHI, Kaoru Tokyo, JP 112 984
KOUCHI, Toshiyuki Kanagawa, JP 25 184
NISHIZAWA, Masato Tokyo, JP 27 410
OTSUKA, Kanji Tokyo, JP 72 2721
SATO, Yoichi Saitama, JP 163 1671
UWAI, Minoru Kanagawa, JP 2 10

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation