Tensile Contact Etch Stop Layer (CESL) For Radio Frequency (RF) Silicon-On-Insulator (SOI) Switch Technology
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
N/A
app pub date -
Sep 2, 2016
filing date -
Sep 2, 2016
priority date (Note) -
Published
status (Latency Note)
Importance
|
US Family Size
|
Non-US Coverage
|
Abstract
A radio frequency switch includes a plurality of n-channel SOI CMOS transistors connected in series, wherein each of these transistors has a gate width of at least about 0.13 microns. A contact etch stop layer (CESL) structure having a relatively large thickness of at least about 1000 Angstroms is formed on silicide regions of the n-channel SOI CMOS transistors, wherein the CESL structure places a tensile stress on channel regions of the n-channel SOI CMOS transistors, thereby reducing the on-resistances of the n-channel SOI CMOS transistors. The CESL structure is also formed over p-channel SOI CMOS transistors fabricated on the same substrate as the n-channel SOI CMOS transistors. While the CESL structure also places a tensile stress on channel regions of the p-channel SOI CMOS transistors (increasing the on-resistances of these transistors), the on-resistances of the p-channel SOI CMOS transistors are non-critical in the RF switch application.
First Claim
Other Claims data not available