Gate driving circuit and array substrate using the same
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 21, 2019
Grant Date -
Feb 1, 2018
app pub date -
Jan 12, 2016
filing date -
Dec 24, 2015
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A gate driving circuit and an array substrate using the same are described. The gate driving circuit pulls up and pulls down the voltage level of the node in one display frame by a first voltage signal of a second driving module and a second voltage signal of a third driving module to control the high level and low level respectively of scan signal in the scan output terminal for sequentially writing data signal to all the first row sub-pixels, all the second row sub-pixels and all the third row sub-pixels of the one display frame in order to prevent the sub-pixels from RC delay and color deviation, thereby improving the display quality of the LCD.
First Claim
Other Claims data not available
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
- 0 Citation Count
- G09G Class
- 0 % this patent is cited more than
- 6 Age
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Nov 21, 2026 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Nov 21, 2030 |
