Starting and stopping instruction dispatch to execution unit queues in a multi-pipeline processor
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jun 4, 2019
Grant Date -
Feb 1, 2018
app pub date -
Jul 29, 2016
filing date -
Jul 29, 2016
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A system and method adjust instruction dispatch in a multi-pipeline processor core having a plurality of execution units for improved performance of out-of-order execution of instructions. A dispatch adjust circuit receives a queue full signal from one or more of the execution queues that indicates the corresponding execution queue is full. In response to the queue full signal, the instruction dispatch circuit sends a stop signal to the instruction issuer to stop issuing additional instructions to the queues until one or more of the queues are empty. The dispatch adjust circuit may also receive a queue empty signal from the queues to detect when they are empty to send a start signal to the issuer.
First Claim
Other Claims data not available
Family
International Classification(s)
- 2016 Application Filing Year
- G06F Class
- 60255 Applications Filed
- 46180 Patents Issued To-Date
- 76.65 % Issued To-Date
Cited Art Landscape
Patent Citation Ranking
- 0 Citation Count
- G06F Class
- 0 % this patent is cited more than
- 6 Age
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Dec 4, 2026 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Dec 4, 2030 |
