Test board for semiconductor package, test system, and method of manufacturing semiconductor package
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 2, 2018
Grant Date -
Feb 1, 2018
app pub date -
Mar 10, 2017
filing date -
Jul 27, 2016
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Abstract
A test board includes: a board substrate; a device under test (DUT) socket connected to the board substrate and configured to accommodate a semiconductor package; a test controller; a wireless signal unit configured to wirelessly exchange signals with a server; and a wireless power unit configured to be wirelessly charged by an external source and configured to supply electric power to the test controller and the DUT socket, wherein the test controller is configured to independently perform a test on the semiconductor package accommodated in the DUT socket in response to a test pattern command being wirelessly received from the server via the wireless signal unit.
First Claim
all claims..Other Claims data not available
Family
Country | kind | publication No. | Filing Date | Type | Sub-Type |
---|---|---|---|---|---|
KR | B1 | KR102581480 | Jul 27, 2016 | Patent | Grant |
Type : Patent Sub-Type : Grant | |||||
PATENT SPECIFICATION | 반도체 패키지를 위한 테스트 보드, 테스트 시스템 및 반도체 패키지의 제조 방법 | Sep 21, 2023 | |||
CN | B | CN107664740 | May 08, 2017 | Patent | Grant |
Type : Patent Sub-Type : Grant | |||||
GRANTED PATENT FOR INVENTION | Test board and test system for semiconductor package | Feb 19, 2021 | |||
TW | B | TWI750173 | May 18, 2017 | Patent | Grant |
Type : Patent Sub-Type : Grant | |||||
GRANTED PATENT OR PATENT OF ADDITION | TEST BOARD FOR SEMICONDUCTOR PACKAGE, AND TEST SYSTEM | Dec 21, 2021 |
- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
SAMSUNG ELECTRIC CORPORATION | 129 SAMSUNG-RO YEONGTONG-GU GYEONGGI-DO SUWON-SI 16677 |
International Classification(s)

- 2017 Application Filing Year
- H02J Class
- 5376 Applications Filed
- 3962 Patents Issued To-Date
- 73.70 % Issued To-Date
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Choi, Woon-sup | Asan-si, KR | 5 | 18 |
# of filed Patents : 5 Total Citations : 18 | |||
Lee, Moon-ho | Asan-si, KR | 5 | 21 |
# of filed Patents : 5 Total Citations : 21 | |||
Shin, Seong-seob | Asan-si, KR | 2 | 13 |
# of filed Patents : 2 Total Citations : 13 | |||
Yun, Joo-sung | Asan-si, KR | 3 | 9 |
# of filed Patents : 3 Total Citations : 9 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 3 Citation Count
- H02J Class
- 22.71 % this patent is cited more than
- 7 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|---|---|---|---|
7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Apr 2, 2026 |
11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Apr 2, 2030 |
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge - 7.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
- No Legal Status data available.

Matter Detail

Renewals Detail
