Low-density parity check decoder, a storage device including the same, and a method
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 6, 2019
Grant Date -
Jan 25, 2018
app pub date -
Jul 18, 2017
filing date -
Jul 19, 2016
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A low-density parity check (LDPC) decoder may include a variable node processing unit and a check node processing unit. The check node processing unit includes memory elements storing a check node value. The memory elements are interconnected through two or more paths, and each of the paths may include a total or partial cyclic permutation of the memory elements to transmit the check node value.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully