Increasing invalid to modified protocol occurrences in a computing system
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 28, 2019
Grant Date -
Jan 25, 2018
app pub date -
Jul 20, 2016
filing date -
Jul 20, 2016
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An example system on a chip (SoC) includes a processor, a cache, and a main memory. The SoC can include a first memory to store data in a memory line, wherein the memory line is set to an invalid state. The processor can include a processor coupled to the first memory. The processor can determine that a data size of a first data set received from an application is within a data size range. The processor can determine that an aggregate data size of the first data set and a second data set received from the application is at least a same data size as data size of the memory line. The processor can perform an invalid-to-modify (I2M) operation to change the memory line from the invalid state to a modified state. The processor can write the first data set and the second data set to the memory line.
First Claim
Other Claims data not available
Family
International Classification(s)
- 2016 Application Filing Year
- G06F Class
- 60255 Applications Filed
- 46180 Patents Issued To-Date
- 76.65 % Issued To-Date
Cited Art Landscape
Patent Citation Ranking
- 0 Citation Count
- G06F Class
- 0 % this patent is cited more than
- 6 Age
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Nov 28, 2026 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Nov 28, 2030 |
