Marking storage keys to indicate memory used to back address translation structures
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 8, 2019
Grant Date -
Jan 18, 2018
app pub date -
Jul 18, 2016
filing date -
Jul 18, 2016
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A marking capability is used to provide an indication of whether a block of memory is backing an address translation structure of a control program being managed by a virtual machine manager. By providing the marking, the virtual machine manager may check the indication prior to making paging decisions. With this information, a hint may be provided to the hardware to be used in decisions relating to purging associated address translation structures, such as translation look-aside buffer (TLB) entries.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully