SiC epitaxial wafer and method for manufacturing SiC epitaxial wafer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 10865500
APP PUB NO 20180016706A1
SERIAL NO

15553248

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A SiC epitaxial wafer having a SiC epitaxial layer formed on a SiC single crystal substrate having an offset angle of 4 degrees or less in a<11-20>direction from a (0001) plane. A trapezoidal defect included in the SiC epitaxial wafer includes an inverted trapezoidal defect in which a length of a lower base on a downstream side of a step flow is equal to or less than a length of an upper base on an upstream side of the step flow. Also disclosed is a method for manufacturing the SiC epitaxial wafer.

First Claim

See full text

loading....

Other Claims data not available

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RESONAC CORPORATIONTOKYO 105-7325

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kageshima, Yoshiaki Yokohama, JP 9 50
Kamei, Koji Chichibu, JP 48 388
Miyasaka, Akira Chichibu, JP 13 97
Muto, Daisuke Kusatsu, JP 48 538
Norimatsu, Jun Yokohama, JP 4 10

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 Jun 15, 2028
11.5 Year Payment $7400.00 $3700.00 $1850.00 Jun 15, 2032