INTEGRATED CIRCUITS WITH HYBRID FIXED/CONFIGURABLE CLOCK NETWORKS
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Jan 4, 2018
app pub date -
Jun 29, 2016
filing date -
Jun 29, 2016
priority date (Note) -
Published
status (Latency Note)
Importance
|
US Family Size
|
Non-US Coverage
|
Abstract
An integrated circuit with a clock distribution network is provided. The clock distribution network may include configurable clock routing paths linking a clock source to one or more clock tree roots and may also include fixed clock routing paths linking the clock tree roots to corresponding leaf nodes. Both the configurable clock routing paths and the fixed clock routing paths can be implemented using an array of logic regions, where each logic region includes a clock switching box, a horizontal routing segment, a vertical routing segment, and associated logic circuitry. The configurable routing paths may include horizontal/vertical routing segments with bidirectional tristate buffers. The fixed routing paths may include horizontal/vertical routing segments with unidirectional inverters that are configured to form an H-tree.
First Claim
Other Claims data not available
Family
- No Family data available.
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
- 4 Citation Count
- H03K Class
- 21.67 % this patent is cited more than
- 7 Age