MEMORY ARRAY POWER REDUCTION THROUGH REDUCED SUPPLY VOLTAGE
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
N/A
app pub date -
Mar 2, 2016
filing date -
Mar 2, 2016
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
Systems, apparatuses, and methods for implementing a storage array with a voltage regulator circuit. An integrated circuit (IC) may include a storage array, periphery logic, and a voltage regulator circuit coupled to an array power supply and a periphery power supply; the latter may operate at any of several periphery operating voltages according to respective power modes of operation. One or more of the periphery operating voltages may be less than a threshold array operating voltage that is required by the storage array for read or write access during an active mode of storage array operation. The voltage regulator circuit may generate, dependent on a selected power mode, a regulated array power supply that operates at a voltage that satisfies the threshold array operating voltage and is less than an operating voltage of the array power supply. The regulated power supply may reduce overall power consumption of the storage array.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully