WEAR LEVELING METHOD, MEMORY CONTROL CIRCUIT UNIT AND MEMORY STORAGE DEVICE
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
N/A
app pub date -
Mar 24, 2016
filing date -
Feb 19, 2016
priority date (Note) -
Published
status (Latency Note)
Importance
Abstract
A wear leveling method, a memory control circuit unit and a memory storage device are provided. The method includes: selecting a first physical erasing unit from physical erasing units not stored with valid data according to erase counts, and selecting a second physical erasing unit having a valid data amount being less than a capacity of one physical erasing unit from the physical erasing units stored with the valid data. The method also includes: selecting a third physical erasing unit having the valid data amount being less than the capacity of one physical erasing unit from the physical erasing units storing valid data according to the erase counts. The method further includes: writing the valid data of the second physical erasing unit and at least part of the valid data of the third physical erasing unit into the first physical erasing unit.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully