BUFFER CIRCUIT
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Aug 17, 2017
app pub date -
Jun 23, 2016
filing date -
Feb 11, 2016
priority date (Note) -
Published
status (Latency Note)
Importance
Abstract
In an embodiment, a buffer circuit may includes a current source circuit, a self-bias generation circuit, a signal input circuit, and a first current sink circuit. The current source circuit may apply current to a first node and a second node in response to a self-bias voltage. The self-bias generation circuit may generate the self-bias voltage which has a voltage level between voltage levels of the first and second nodes. The signal input circuit may control the voltage levels of the first node and the second node in response to a first input signal and a second input signal. The first current sink circuit may control an amount of current flowing from the signal input circuit to a ground terminal in response to an enable signal and the self-bias voltage.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully