Semiconductor Device on Leadframe with Integrated Passive Component
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Aug 17, 2017
app pub date -
Feb 12, 2016
filing date -
Feb 12, 2016
priority date (Note) -
Published
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Abstract
A semiconductor device includes a substrate and a first conductive layer formed over a first surface of the substrate. The first conductive layer is patterned into a first portion of a first passive circuit element. The first conductive layer is patterned to include a first coiled portion. A second conductive layer is formed over a second surface of the substrate. The second conductive layer is patterned into a second portion of the first passive circuit element. The second conductive layer is patterned to include a second coiled portion exhibiting mutual inductance with the first coiled portion. A conductive via formed through the substrate is coupled between the first conductive layer and second conductive layer. A semiconductor component is disposed over the substrate and electrically coupled to the first passive circuit element. An encapsulant is deposited over the semiconductor component and substrate. The substrate is mounted to a printed circuit board.
First Claim
all claims..Other Claims data not available
Family
- No Family data available.
- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
JPMORGAN CHASE BANK N A AS SUCCESSOR AGENT | 10 S DEARBORN FLOOR L2 CHICAGO IL 60603 |
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Chinnusamy, Satyamoorthi | San Jose, US | 11 | 315 |
# of filed Patents : 11 Total Citations : 315 | |||
Reyes, Jayson Nathaniel S | Oxnard, US | 1 | 7 |
# of filed Patents : 1 Total Citations : 7 | |||
Tan, Weng Hing | San Jose, US | 2 | 27 |
# of filed Patents : 2 Total Citations : 27 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 7 Citation Count
- H01L Class
- 18.50 % this patent is cited more than
- 8 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|---|---|---|---|
11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Feb 17, 2029 |
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
- No Legal Status data available.

Matter Detail

Renewals Detail
