METHOD OF FORMING SOLDER BUMPS ON SOLID STATE MODULE INCLUDING PRINTED CIRUCUIT BOARD

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20170213785A1
SERIAL NO

15004468

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method is provided for forming solder bumps on at least one module including a printed circuit board (PCB), electronic circuitry, and metal pads connected to the electronic circuitry. The metal pads are arranged in a predetermined pattern on a surface of the PCB. The method includes providing a planar structure including a non-wettable surface; placing a stencil over the non-wettable surface, the stencil defining openings corresponding to the metal pads; applying solder paste through the openings in the stencil to provide corresponding solder paste deposits on the non-wettable surface; removing the stencil; placing the at least one module on the solder paste deposits, such that the metal pads align with the solder paste deposits, respectively; and reflowing the solder paste deposits to form corresponding solder bumps, which respectively adhere to the metal pads of the at least one module and not to the non-wettable surface of the planar structure.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE LTDSINGAPORE SINGAPORE SINGAPORE CITY SINGAPORE

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kumbhat, Nitesh San Jose, US 16 153

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation