ASSURED COMPUTER ARCHITECTURE-VOLATILE MEMORY DESIGN AND OPERATION

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

15262550

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus providing computer system cryptographic protection including a processor, a trusted platform module, trusted bus devices, a first secure memory and a second secure memory, wherein the first and second memory each have a first and second shadow copy, an external bus controller, and a system bus. The system bus contains trusted data and connects with the processor, the trusted platform module, trusted bus devices, the first and second secure memory and the external bus controller. The first and second secure memory separating code and data via physically distinct memory components. The contents of the distinct memory components being replicated into two shadow copies for each component, wherein during a write operation, simultaneously updating the shadow copies with the contents of the distinct components, and during a read operation, sending the two shadow copies and the memory component to a majority function.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RIVERSIDE RESEARCH INSTITUTE156 WILLIAM STREET 9TH FLOOR NEW YORK NY 10038

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Baldwin, Rusty Huber Heights, US 2 0

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation