SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20170069564A1
SERIAL NO

15255500

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed herein is a wire-bonding type semiconductor package in which a fan out metal pattern is formed and a method of manufacturing the same. The semiconductor package includes a frame configured to transfer an electrical signal between upper and lower parts and having a through part formed therein, a first semiconductor chip accommodated in the through part, a first encapsulant with which the frame and the first semiconductor chip are integrally molded, a second semiconductor chip stacked on the first semiconductor chip, a wire configured to electrically connect the second semiconductor chip to a signal unit of the frame, a second encapsulant with which the second semiconductor chip and the wire are integrally molded, and a wiring unit provided below the frame and the first semiconductor chip and electrically connected to the frame and the first semiconductor chip.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NEPES CO LTD105 GEUMIL-RO 965BEON-GIL SAMSEONG-MYEON EUMSEONG-GUN 27651

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
KWON, Yong-Tae Chungcheongbuk-do, KR 11 246
LEE, Jun-Kyu Chungcheongbuk-do, KR 12 108

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation