Importance

Loading Importance Indicators...

Abstract

An object of the present invention is to provide a technique that makes it difficult to fabricate an illegal duplicate of a semiconductor storage apparatus. In a memory controller, an address acquisition unit acquires a latency-related designated address. The latency-related designated address is an address in the semiconductor memory storing data to be transmitted with the minimum latency upon reception of a read command, and is identical with an address held by a host. A pre-acquisition unit reads the data for the latency-related designated address from the semiconductor memory and stores it in the buffer. A comparator compares the address included in the read command to the latency-related designated address. Depending on the result of the comparison by the comparator, a transmission control unit transmits the data stored in the buffer to the host at the time point of completion of a minimum latency.

Loading the Abstract Image...

First Claim