STRUCTURES AND METHODS FOR SEMICONDUCTOR PACKAGING

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

15222260

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor package including a lead frame having a die pad and a plurality of leads arranged along at least a portion of a periphery of the semiconductor package, a semiconductor die secured to the die pad, wherein at least a portion of the semiconductor die extends beyond a periphery of the die pad, and a molding material encapsulating the semiconductor die and at least a portion of the die pad.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
EVERSPIN TECHNOLOGIES INC5670 W CHANDLER BLVD SUITE 100 CHANDLER AS 85226

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
LI, Quan Bang Gilbert, US 2 2
LIANG, ChingTi Chandler, US 1 2

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation