SEMICONDUCTOR DEVICE MANUFACTURING METHOD

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20160284565A1
SERIAL NO

15060334

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor device manufacturing method which enhances the reliability of the semiconductor device. The method uses a lead frame (hoop) which includes a first suspension lead and a second suspension lead. Each of the suspension leads has a narrow part which has a smaller width than at least any one of a first lead, a second lead, and a tie bar. If a tensile stress is applied to the first suspension lead or second suspension lead, the narrow parts reduce the stress. This relieves the stress on the first lead, the second lead and the base of a sealing member, thereby reducing the possibility of package cracking or package chipping. As a result, the reliability of the semiconductor device is enhanced.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RENESAS ELECTRONICS CORPORATIONTOKYO JAPAN

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
ONO, Eiji Gunma, JP 18 204

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation