TRANSISTOR TESTING CIRCUIT AND METHOD THEREOF, SEMICONDUCTOR MEMORY APPARATUS AND SEMICONDUCTOR APPARATUS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20160216313A1
SERIAL NO

14741463

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A transistor testing circuit for measuring a breakdown voltage of a transistor included in a semiconductor apparatus with high accuracy for each chip is provided. The transistor testing circuit is disposed on a semiconductor chip to measure the breakdown voltage of a MOS transistor. The transistor testing circuit includes: a voltage applying apparatus, a current detecting circuit, a current mirror voltage outputting circuit, and a comparator circuit. The voltage applying apparatus applies a predetermined testing voltage to at least one of a drain, a source, and a gate of the MOS transistor. When the testing voltage is applied, the current detecting circuit detects a current flowing from the MOS transistor to a load circuit. The current mirror voltage outputting circuit generates a mirror current corresponding to the detected current and outputs the same. The comparator circuit compares the mirror current with a predetermined reference current to output a comparison result signal.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
POWERCHIP TECHNOLOGY CORPORATIONNO 12 LI-HSIN RD I SCIENCE-BASED INDUSTRIAL PARK HSINCHU

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ogawa, Akira Tokyo, JP 126 2141

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation