METHOD FOR FABRICATING LIGHTLY DOPED DRAIN AREA, THIN FILM TRANSISTOR AND ARRAY SUBSTRATE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20160190284A1
SERIAL NO

14815526

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Embodiments of the disclosure provide a method for fabricating a lightly doped drain area, a thin film transistor, and a thin film transistor array substrate. In an embodiment of the disclosure, a poly-silicon layer, a gate insulation layer, and a gate metal layer are formed in sequence on a substrate; the gate metal layer is patterned to form a gate electrode; the gate insulation layer is etched to form a stepped structure, wherein a width of the gate electrode is smaller than a width of the stepped structure, and an edge of the stepped structure is not covered by the gate electrode; and the poly-silicon layer is doped by an ion doping process using the gate electrode and the gate insulation layer with the stepped structure as a mask to form both a lightly doped area and a heavily doped area.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TIANMA MICRO-ELECTRONICS CO LTDSHENZHEN
SHANGHAI TIANMA AM-OLED CO LTDROOM 509 BUILDING 1 NO 6111 LONGDONG AVENUE PUDONG NEW AREA SHANGHAI 201201 MUNICIPAL DISTRICT SHANGHAI CITY 201201

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Xu, Qiong Shanghai, CN 9 19
Zhang, Jianjun Shanghai, CN 153 791

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation