Family

Loading Family data...

• 15 United States
• 10 France
• 8 Japan
• 7 China
• 5 Korea
• 2 Other

Patent Owner(s)

Patent Owner	Address
COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES	75015 PARIS

International Classification(s)

• H01L:SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICE....

• 2015 Application Filing Year
• H01L Class
• 25498 Applications Filed
• 22451 Patents Issued To-Date
• 88.06 % Issued To-Date

Inventor(s)

Inventor Name	Address	# of filed Patents	Total Citations
BATUDE, Perrine	Dijon, FR	27	1971
# of filed Patents : 27 Total Citations : 1971
DEPRAT, Fabien	Grenoble, FR	4	13
# of filed Patents : 4 Total Citations : 13
MORAND, Yves	Grenoble, FR	56	759
# of filed Patents : 56 Total Citations : 759
NIEBOJEWKSI, Heimanu	Grenoble, FR	1	2
# of filed Patents : 1 Total Citations : 2
POSSEME, Nicolas	Grenoble, FR	98	414
# of filed Patents : 98 Total Citations : 414

Cited Art Landscape

Load Citation

• No Cited Art to Display

Loading Cited Art Landscape...

Patent Citation Ranking

• 2 Citation Count
• H01L Class

• 13.47 % this patent is cited more than
• 9 Age

Forward Cite Landscape

Load Citation

• No Forward Cites to Display

Loading Forward Cite Landscape...

Maintenance Fees

Fee	Large entity fee	small entity fee	micro entity fee	due date
11.5 Year Payment	$7400.00	$3700.00	$1850.00	Dec 23, 2027

Fee	Large entity fee	small entity fee	micro entity fee
Surcharge - 11.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge after expiration - Late payment is unavoidable	$700.00	$350.00	$175.00
Surcharge after expiration - Late payment is unintentional	$1,640.00	$820.00	$410.00

Full Text

US Patent Application No: 2016/0181,155

METHOD FOR MAKING AN INTEGRATED CIRCUIT IN THREE DIMENSIONS

---

Abstract

---

Method of making an integrated circuit, comprising at least the following steps:

---

 

---

Description

---

Claims

---

Claims data not available

---

Legal Events

• No Legal Status data available.