POWER ELECTROMAGNETIC INTERFERENCE SUPPRESSION FILTER
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Jun 16, 2016
app pub date -
Mar 9, 2015
filing date -
Dec 16, 2014
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
A power EMI suppression filter is connected to a power feeding line of a main functional IC and other loads. The main functional IC driven by a power source supplied by the power feeding line generates an output voltage and current which are individually involved with an output voltage interference and output current interference, and a phase difference exits there-in-between. A reference providing circuit generates a first reference signal according to the output voltage interference and/or the output current interference. A primary filtering circuit calculates eigenvalues of the output voltage interference and/or the output current interference according to the first reference signal to generate a second reference signal. A secondary filtering circuit calculates eigenvalues again based on the second signal so the phase difference and amplitudes of the interferences are zero. Thus, an output voltage and current signal the load receives are DC signal without interferences.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully