FIRST-PACKAGED AND LATER-ETCHED NORMAL CHIP THREE DIMENSION SYSTEM-IN-PACKAGE METAL CIRCUIT BOARD STRUCTURE AND PROCESSING METHOD THEREOF

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20160141233A1
SERIAL NO

14901411

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention relates to a first-packaged and later-etched normal chip three dimension-on-chip metal circuit board structure and a processing method for manufacturing the same, the structure includes: metal substrate frame (1); a lead (3) provided in the metal substrate frame (1); a conductive pillar (4) provided in a top surface of the lead (3); a chip is mounted normally on a top surface of the metal circuit frame (1) or between the leads (3); a metal wire (6) via which a top surface of the chip (5) is connected to a top surface of the lead (3); a molding material (8) with which a periphery region of the lead (3), the conductive pillar (4), the chip (5) and the metal wire (6) is encapsulated, with the molding material (8) being flushed with a top of the conductive pillar (4).

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
JIANGSU CHANGJIANG ELECTRONICS TECHNOLOGY CO LTD214431 NO 275 MIDDLE BINJIANG ROAD JIANGSU JIANGYIN WUXI CITY JIANGSU PROVINCE 214431

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Liang, Chih-Chung Jiangsu, CN 5 28
Liang, Steve Xin Jiangsu, CN 6 108
Lin, Yu-Bin Jiangsu, CN 6 35
Wang, Yaqin Jiangsu, CN 13 27
Zhang, Youhai Jiangsu, CN 5 25

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation