SUBSTRATES AND INTEGRATED CIRCUIT CHIP WITH IMPROVED PATTERN

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20160133587A1
SERIAL NO

14923722

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention relates to a substrate and integrated circuit chip with improved patterns, and more particularly to technology that is efficient in terms of thermal control and that can reduce the causes of occurrence of defects during the operation of a terminal to which a high voltage is applied. The present invention is characterized in that a first clearance distance between a first terminal, to which a voltage higher than voltages to be applied to the remaining terminals is applied, or first terminal pattern corresponding to the first terminal and a body pattern present between an integrated circuit chip and a substrate is larger than a second clearance distance between a second terminal, including at least some of the remaining terminals other than the first terminal, or second terminal pattern corresponding to the second terminal and the body pattern.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SILICON WORKS CO LTDDAEJEON CITY DAEJEON KOREA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
An, Ki Chul Daegu, KR 23 142
Lee, Sang Young Jeonju, KR 119 1559
Mun, Gyeong Sik Daejeon, KR 15 24

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation