Group III-V Transistor Utilizing a Substrate Having a Dielectrically-Filled Region

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20160005845A1
SERIAL NO

14733030

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

There are disclosed herein various implementations of a group III-V transistor utilizing a substrate having a dielectrically-filled region. A semiconductor structure providing such a group III-V transistor includes a group IV substrate having the dielectrically-filled region, and a group III-V body situated over a top surface of the group IV substrate. The group III-V body includes a group III-V transistor having a top drain electrode, a top gate electrode, and a top source electrode. The group III-V transistor is situated substantially over the dielectrically-filled region of the substrate so as to increase a breakdown voltage of the group III-V transistor, and to also reduce an Rdson of the group III-V transistor.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INFINEON TECHNOLOGIES AMERICAS CORP101 N SEPULVEDA BLVD EL SEGUNDO CA 90245

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Imam, Mohamed Chandler, US 38 289
Kim, Hyeongnam Chandler, US 16 52
Veereddy, Deepak Chandler, US 3 14

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation