REDUNDANT INFORMATION COMPRESSION METHOD, AND SEMICONDUCTOR DEVICE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150333777A1
SERIAL NO

14701126

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A redundancy information compression method is configured to compress redundancy information among a plurality of macros for which redundancy processing is performed. The redundancy information compression method includes setting faulty bit position information, included in the redundancy information, for a macro of the plurality of macros including a faulty bit, the faulty bit position information indicating a position of the faulty bit included in the macro; and organizing macro numbers, included in the redundancy information, of macros of the plurality of macros having the same faulty bit position information as the set faulty bit position information together.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SOCIONEXT INC2-10-23 SHIN-YOKOHAMA KOHOKU-KU YOKOHAMA-SHI KANAGAWA 2220033 ?2220033

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
AKIYOSHI, Hideo Nishitama, JP 18 73

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation