CORELESS PACKAGING SUBSTRATE, POP STRUCTURE, AND METHODS FOR FABRICATING THE SAME

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150325516A1
SERIAL NO

14464051

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for fabricating a coreless packaging substrate is provided, which includes: forming a dielectric layer on a conductive plate having a plurality of conductive pads; forming a circuit layer on the dielectric layer and forming in the dielectric layer a plurality of conductive vias that electrically connect the circuit layer and the conductive pads; and removing a portion of the conductive plate so as to cause the remaining portion of the conductive plate to form a plurality of conductive elements, thereby dispensing with a core layer and reducing the material and fabrication cost.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SILICONWARE PRECISION INDUSTRIES CO LTDTAICHUNG

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chiu, Shih-Chao Taichung, TW 29 96
Lin, Chun- Hsien Taichung, TW 4 29
Pai, Yu-cheng Taichung, TW 37 110
Shen, Tzu-Chieh Taichung, TW 26 88
Sun, Ming-Chen Taichung, TW 25 94

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation