Semiconductor chip and semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9762244
SERIAL NO

14754998

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Calculated Rating
US Family Size
Non-US Coverage
Patent Longevity
Forward Citations

Abstract

See full text

A semiconductor device includes a first semiconductor chip operating at a first power supply voltage and a second semiconductor chip operating at a second power supply voltage lower than the first power supply voltage to supply the second power supply voltage to the first semiconductor chip. The semiconductor chips according to the present invention are conveniently used for fabrication of the semiconductor device. The first semiconductor chip includes an output circuit including a first transistor and a second transistor, interconnected in series and turned on or off complementarily. The output circuit outputs a signal to a first external output terminal. The first semiconductor chip also includes a third transistor connected in series with the first and second transistors and having a gate electrode connected to a second output terminal. The entire chip area is reduced, as compared with the case where plural semiconductor chips, operated at different operating voltages, are interconnected and used as such in a semiconductor device provided with an input/output buffer operating at a voltage different from the respective operating voltages resulting in an increased chip area.

First Claim

See full text

Other Claims data not available

Family

PCTEP
+

Patent Owner(s)

Patent OwnerAddress
RENESAS ELECTRONICS CORPORATION2-24 TOYOSU 3-CHOME KOUTOU-KU TOKYO 1350061 ?1350061

International Classification(s)

  • 2015 Application Filing Year
  • H03K Class
  • 2401 Applications Filed
  • 2055 Patents Issued To-Date
  • 85.59 % Issued To-Date
Click to zoom InYear of Issuance% of Matters IssuedCumulative IssuancesYearly Issuances2015201620172018201920202021202220230255075100

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Isozaki, Tomoaki Kanagawa, JP 8 66

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • 0 Citation Count
  • H03K Class
  • 0 % this patent is cited more than
  • 8 Age
Citation count rangeNumber of patents cited in rangeNumber of patents cited in various citation count ranges2409271464325644212301 - 1011 - 2021 - 3031 - 4041 - 5051 - 6061 - 7071 - 8081 - 9091 - 100100 +0501001502002503003504004505005506006507007508008509009501000

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 Mar 12, 2025
11.5 Year Payment $7400.00 $3700.00 $1850.00 Mar 12, 2029