MEMORY SYSTEM PROVIDED WITH NAND FLASH MEMORY AND METHOD INCLUDING SIMULTANEOUSLY WRITING DATA TO FIRST AND SECOND DISTRICTS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

14712687

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory system includes first and second districts, and a control section. Each of the first and second districts includes a memory cell array. The control section receives a single write command to simultaneously write first data to the first and second districts. A memory controller may subsequently issue a read command to read the first data from one of the memory cell arrays to determine whether the read first data is normal or is correctable based on a result of error correction in an error correction circuit. When the read first data is normal, the first data written to the other of the memory cell arrays may be deleted or nullified.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBAKAWASAKI-SHI KANAGAWA-KEN 210

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
SUKEGAWA, Hiroshi Tokyo, JP 140 3747

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation