MULTI-LAYER INTER-GATE DIELECTRIC STRUCTURE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150194537A1
SERIAL NO

14149628

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor device having a first gate stack on a substrate is disclosed. The first gate stack may include a first gate conductor over a first gate dielectric structure. A dielectric structure can be formed over the first gate stack and the substrate. The dielectric structure layer can include four or more layers of two or more dielectric films disposed in an alternating manner. The dielectric structure can be selectively etched to form an inter-gate dielectric structure. A second gate conductor can be formed over a second gate dielectric structure, adjacent to the inter-gate dielectric structure. A dielectric layer can be formed over the substrate, the first and second gate conductors, and the inter-gate dielectric structure. The first gate conductor may be used to make a memory gate and the second gate conductor can be used to make a select gate of a split-gate memory cell.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CYPRESS SEMICONDUCTOR CORPORATION198 CHAMPION COURT SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
CHEN, Chun San Jose, US 197 1251
Fang, Shenqing Fremont, US 127 970

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation