CACHE ARCHITECTURE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150186289A1
SERIAL NO

14141009

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A cache controller for a processing system, the cache controller being capable of providing an interface between a data requester and a plurality of memories including a first memory, a second memory and a cache memory, the cache controller being configured to, in response to receiving a request for data at a specified address in a specified memory, perform the steps of: determining whether either (a) a data field in the cache memory that corresponds to the specified address has been populated from the specified memory or (b) the specified memory is the first memory and the data field corresponding to the specified address in the cache memory has been populated from the second memory; and if that determination is positive, responding to the request by providing the content of the data field in the cache memory corresponding to the specified address.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
QUALCOMM TECHNOLOGIES INTERNATIONAL LTDCHURCHILL HOUSE CAMBRIDGE BUSINESS PARK COWLEY ROAD CAMBRIDGE CB4 0WZ

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hoayun, Paul Willingham, GB 3 3

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation