MEMORY MANAGEMENT METHOD, MEMORY CONTROLLING CIRCUIT UNIT, AND MEMORY STORAGE DEVICE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150161042A1
SERIAL NO

14160578

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory management method, a memory controlling circuit unit and a memory storage device are provided. The method includes: configuring a plurality of super physical erasing units, wherein each of the super physical erasing units includes at least two physical erasing units. A first super physical erasing unit includes a first physical erasing unit and a second physical erasing unit that belong to different operation units. The first physical erasing unit and the second physical erasing unit store different parts of first data. The physical erasing unit storing least valid data from each operation unit is selected for executing a garbage collection procedure. Accordingly, an efficiency of the garbage collection procedure is increased.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
PHISON ELECTRONICS CORPNO 1 QUN YI RD JHUNAN MIAOLI 350

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Liang, Ming-Jen Hsinchu City, TW 24 156
Tan, Kheng-Chong Miaoli, TW 16 130

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation