Method of manufacturing semiconductor device
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 26, 2017
Grant Date -
Apr 30, 2015
app pub date -
Aug 4, 2014
filing date -
Oct 25, 2013
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method for manufacturing a semiconductor device can reduce congestion across wires while reducing a wire length. The method includes determining a first TSV candidate region in a first die and determining a second TSV candidate region in a second die parallel to the first die. The method also includes determining a first bound region. The first bound region includes a horizontal location of a first pin of the first die and a horizontal location of a second pin of the second die. The method additionally includes calculating an area from overlapped regions between the first bound region and each of the first TSV candidate region and the second TSV candidate region, and performing routing for connecting the first pin and the second pin to each other based on the calculated area.
First Claim
Other Claims data not available
Family
International Classification(s)
- 2014 Application Filing Year
- H01L Class
- 23828 Applications Filed
- 21803 Patents Issued To-Date
- 91.51 % Issued To-Date
Cited Art Landscape
Patent Citation Ranking
- 0 Citation Count
- H01L Class
- 0 % this patent is cited more than
- 8 Age
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Jun 26, 2025 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Jun 26, 2029 |
