FINE-PITCH PILLAR BUMP LAYOUT STRUCTURE ON CHIP

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150048499A1
SERIAL NO

13969240

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a fine-pitch pillar bump layout structure on chip, comprising a chip, a passivation layer and at least two pillar bumps. Bonding pads of the chip are disposed along an X-axis. Openings of the passivation layer have a first aspect ratio. Pillar bumps are disposed on the bonding pads and each has a pillar body and a solder cap. Each pillar body has a plurality of symmetrical raised blocks disposed on the passivation layer and extended in both directions of Y-axis. The pillar bodies have shrunk bump widths along the X-axis so that a second aspect ratio is at least 1.5 times greater than the first aspect ratio and to partially expose the bonding pads and to make the central points of the pillar bodies be vertically aligned with the central points of the openings of the passivation layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
POWERTECH TECHNOLOGY INCNO 10 DATONG RD HSINCHU INDUSTRIAL PARK HUKOU TOWNSHIP HSINCHU COUNTY
MACROTECH TECHNOLOGY INCNO 15 LIXING 3RD RD HSINCHU SCIENCE PARK HSINCHU CITY

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
HSU, Shou-Chian Hsinchu, TW 23 62
LIN, Li-Jen Hsinchu, TW 5 49
TAI, Kuo-Jui Hsinchu, TW 2 8

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation